

[10] —, “Deterministic analysis of $\Sigma\Delta$ modulation for linear and non-linear signal reconstruction,” *Int. J. Circuit Theory Appl.*, vol. 25, pp. 370–391, Sept.–Oct. 1997.

A Digital Error-Averaging Technique for Pipelined A/D Conversion

P. Rombouts and L. Weyten

Abstract—Capacitor mismatch is the main source of nonlinearity for pipelined analog-to-digital (A/D) converters. Here a digital error-averaging technique is presented to greatly reduce this effect. Compared to the conventional circuit, the new approach requires only one extra digital addition. This allows a very simple and compact implementation. On the other hand, the conversion speed is halved because one conversion now requires two clock cycles instead of one. Therefore this technique is most suitable when moderately high speed combined with high resolution is required.

Index Terms—Analog signal processing, analog-to-digital conversion, circuit techniques.

I. INTRODUCTION

At present the requirements for A/D converter circuits are rapidly increasing. Many applications demand both a multi-megahertz conversion rate and a linearity beyond 10 bit. An approach to achieve this, is to combine multistep and pipelining techniques. Here the effect of comparator inaccuracy can easily be eliminated by incorporating some redundancy in the decision circuit. A successful algorithm is the redundant signed digit (RSD) technique [1], [2]. However, linearity still remains limited due to component mismatch. Several methods to overcome this problem have been presented. One strategy is to provide the circuit with a self-calibration capability (e.g., [3]–[7]). This approach has the disadvantage that usually a significant amount of additional hardware is required. Also the need for periodic recalibration may be a disadvantage to the user. Other techniques use analog error averaging [8], [9]. These methods require a considerable increase in analog circuitry. Here a new digital error averaging technique is proposed. On the analog side, merely a few additional switches are introduced. Only one digital addition is needed for the error averaging. Therefore this method is suitable when high resolution combined with small chip area and power consumption are desired. However, this is achieved by halving the conversion speed, as will be seen in Section III.

In [10] another correction technique which allows a compact implementation, is introduced. Just like our new approach, it does not require a calibration cycle. While that method, however, does not halve the conversion speed, it corrects only differential nonlinearity, whereas the digital error averaging technique corrects both differential and integral nonlinearity.

Manuscript received March 31, 1997; revised April 6, 1998. This paper was recommended by Associate Editor K. Suyama.

The authors are with The Laboratory of Electronics and Information Systems (ELIS), University of Ghent (RUG), B-9000 Gent, Belgium.

Publisher Item Identifier S 1057-7130(98)06701-9.




Fig. 1. Diagram of the conventional switched-capacitor A/D converter.

II. CONVENTIONAL PIPELINED A/D CONVERTER

In Fig. 1, a diagram of the conventional pipelined analog-to-digital (A/D) converter is shown [1]. For simplicity a single-ended circuit is shown although an actual implementation should be fully differential. The converter consists of an input sample and hold amplifier, followed by N identical stages, with N the total number of bits. Each stage performs the RSD A/D conversion as follows. In the sampling phase the output voltage of the previous stage V_{i-1} is sampled on the capacitors C_I and C_F . Meanwhile the two comparators generate the stage's output code $D_i = -1, 0$ or 1 . In the second phase the capacitor C_F is switched in the opamp's feedback loop while C_I is switched to ground or $\pm V_{ref}$ depending on the value of the code D_i [2]. If C_I and C_F are perfectly matched, this can be described by

$$V_i = 2V_{i-1} - D_i V_{ref}. \tag{1}$$

Through successive application of (1) we can rewrite the input voltage of the pipeline V_0 as

$$V_0 = \sum_{i=1}^N 2^{-i} D_i V_{ref} + 2^{-N} V_N. \tag{2}$$

Now the conversion result CR equals

$$CR = 2^N \sum_{i=1}^N 2^{-i} D_i. \tag{3}$$

III. DIGITAL ERROR-AVERAGING

In a practical implementation the C_I and C_F of the i th stage have a mismatch ϵ_i :

$$C_I = C_F(1 + \epsilon_i) \tag{4}$$

and therefore in the real converter:

$$V'_i = (2 + \epsilon_i)V'_{i-1} - (1 + \epsilon_i)D'_i V_{ref}. \tag{5}$$

Let us now assume that the linearity of the uncorrected pipelined A/D converter is limited to n bits due to capacitor mismatch. We will consider an $N = m + n$ bit pipelined A/D converter.

Let V_m' denote the output residue voltage of the m th stage. It is clear that V_m' will depend on the value of the capacitor mismatches of the first m stages. Now we can express this dependence as a Taylor series. Since the ε_i are expected to be small, we need to consider only first-order terms in the ε_i . Then we can write

$$V_m' = 2^m V_0 - 2^m \sum_{i=1}^m 2^{-i} D_i' V_{\text{ref}} + \sum_{i=1}^m a_i \varepsilon_i. \quad (6)$$

The coefficients a_i depend on the D_i' 's, and also on the input voltage V_{in} . This residue voltage V_m' is converted by the n tail stages that generate the output codes $D_{m+1}' \cdots D_N'$. Now we can write similarly as in (2):

$$V_m' = \sum_{i=m+1}^N 2^{-i+m} D_i' V_{\text{ref}} + 2^{-n} V_N' + V_{\text{ref}} \varepsilon'. \quad (7)$$

Here the last term $V_{\text{ref}} \varepsilon'$ represents the error resulting from capacitor mismatch in the n tail stages of the pipeline.

In the following two phases the role of all the C_I and C_F capacitors in the first m stages is interchanged. The first stage input voltage V_0 is kept constant by the input sample and hold circuit, and the codes $D_1' \cdots D_m'$ of the previous case are stored and reused. This means that the comparators of the first m stages are not used. Then the residue voltage V_m'' is generated at the output of the m th stage. Again by making a Taylor expansion and collecting first order terms in the ε_i we obtain

$$V_m'' = 2^m V_0 - 2^m \sum_{i=1}^m 2^{-i} D_i' V_{\text{ref}} - \sum_{i=1}^m a_i \varepsilon_i. \quad (8)$$

Here the error contribution has exactly the opposite sign as in (6). This can be understood from (4). Indeed, interchanging the role of C_I and C_F corresponds to replacing $(1 + \varepsilon_i)$ with $(1 + \varepsilon_i)^{-1}$. Since only first order terms in ε_i are considered, this is equivalent with replacing ε_i with $-\varepsilon_i$.

This residue voltage is converted by the n tail stages of the converter, that now generate the output codes $D_{m+1}'' \cdots D_N''$:

$$V_m'' = \sum_{i=m+1}^N 2^{-i+m} D_i'' V_{\text{ref}} + 2^{-n} V_N'' + V_{\text{ref}} \varepsilon''. \quad (9)$$

Again $V_{\text{ref}} \varepsilon''$ represents the error resulting from capacitor mismatch in the n tail stages of the pipeline. Combining (6)–(9), we obtain

$$V_0 = \sum_{i=1}^m 2^{-i} D_i' V_{\text{ref}} + \frac{1}{2} \sum_{i=m+1}^N 2^{-i} (D_i' + D_i'') V_{\text{ref}} + 2^{-N} \frac{(V_N' + V_N'')}{2} + V_{\text{ref}} 2^{-m} \frac{(\varepsilon' + \varepsilon'')}{2}. \quad (10)$$

Now we have the digital averaged conversion result CR :

$$CR = 2^N \left[\sum_{i=1}^m 2^{-i} D_i' + \frac{1}{2} \sum_{i=m+1}^N 2^{-i} (D_i' + D_i'') \right]. \quad (11)$$

Comparing this with (10) we see that the effect of capacitor mismatch in the first m stages is eliminated. The effect of mismatch in the n tail stages remains but is reduced by the total gain of the preceding stages.




Fig. 2. Integral nonlinearity versus output code for a 14-bit A/D converter. (a) Without digital error averaging. (b) With digital error averaging.

Summarizing, the corrected pipeline operates at the same clock frequency as the uncorrected pipeline but at half its sampling rate. Now, four clock phases are needed instead of two: two for the straight conversion and two for the opposite error generation and conversion. From (11) it is also clear that only one supplementary addition is required. The division by two can be implemented by simply truncating the last bit. However, this introduces a truncation error, however.

IV. ACCURACY CONSIDERATIONS

In the previous section, we have concluded that the error contribution of terms of first order in the capacitor mismatch has been eliminated. However, in (6)–(10) the contribution of second order terms was neglected. Since n -bit matching means that the $\varepsilon_i \approx 2^{-n}$, second order terms will have a magnitude of $\approx 2^{-2n}$. This means that at most about $2n$ -bit performance can be obtained with this technique. Therefore, we can conclude that the number of corrected stages m should not be larger than n . A more stringent condition on the number of stages that can be corrected, comes from the fact that V_m'' must not exceed the input range of the $(m+1)$ th stage. The RSD algorithm provides a correction range of about $\pm(V_{\text{ref}}/2)$ [1], [2], of which a part is already used to correct opamp and comparator offsets. Monte

Carlo simulations point out that this condition is met for offsets of upto $V_{ref}/8$, when m is taken two bits less than n .

In an actual circuit implementation not only capacitor mismatch will limit the performance of the converter. Also finite operational amplifier gain, charge injection from the switches and noise will reduce the achievable resolution. The finite-gain effect can only be eliminated by the use of high gain opamps, while noise and charge injection should be tackled through sound analog design.

V. SIMULATIONS

In order to verify these theoretical results, a fully differential behavioral model of the A/D converter was implemented. Several simulations were performed for various values of capacitor matching and comparator offsets. All simulations were in full agreement with the previous discussion.

As an example typical INL results are plotted for a 14-bit converter without [Fig. 2(a)] and with [Fig. 2(b)] error-averaging. Capacitor mismatch was set arbitrarily to $\pm 0.4\%$ corresponding to $n = 8$ bit matching. The number of corrected stages m was taken equal to 6. Comparator offsets were $\pm V_{ref}/10$. The division by two of (11) is done by truncation. It can be seen that the INL is improved by a factor of more than 16.

VI. CONCLUSION

In this paper a new digital error-averaging approach for pipelined A/D conversion is presented. Compared to the conventional circuit, the new method requires very little extra circuitry. Only the hardware to perform the addition of (10) is needed. That can be achieved with one digital adder and n latches. This allows a very compact implementation. However the conversion speed is halved. Therefore, this technique is most suitable when moderately high speed combined with high resolution and small chip area are required.

REFERENCES

- [1] S. H. Lewis, H. Fetterman, G. Gross, R. Ramachandran, and T. Viswanathan, "A 10-b 20-Msample/s analog-to-digital converter," *IEEE J. Solid-State Circuits*, vol. 27, pp. 351–358, Mar. 1992.
- [2] B. Ginetti, P. Jespers, and A. Vandemeulebroecke, "A CMOS 13-b cyclic A/D converter," *IEEE J. Solid-State Circuits*, vol. 27, pp. 957–964, July 1992.
- [3] Y.-M. Lin, B. Kim, and P. R. Gray, "A 13-bit 2.5-MHz, self-calibrated pipelined A/D converter in 3 μm CMOS," *IEEE J. Solid State Circuits*, vol. 26, pp. 628–636, Apr. 1991.
- [4] S.-H. Lee and B.-S. Song, "Digital-domain calibration of multistep analog-to-digital converters," *IEEE J. Solid-State Circuits*, vol. 27, pp. 1679–1688, Dec. 1992.
- [5] A. N. Karanicolas, H.-S. Lee, and K. L. Bacrania, "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC," *IEEE J. Solid State Circuits*, vol. 28, pp. 1207–1215, Dec. 1993.
- [6] E. G. Soenen and R. L. Geiger, "An architecture and an algorithm for fully digital correction of monolithic pipelined ADC's," *IEEE Trans. Circuits Syst. II*, vol. 42, pp. 143–153, Mar. 1995.
- [7] K. Nagaraj, "Area-efficient self-calibration technique for pipe-lined algorithmic A/D converters," *IEEE Trans. Circuits Syst. II*, vol. 43, pp. 540–544, July 1996.
- [8] B.-S. Song, M. F. Tompsett, and K. R. Lakshmi Kumar, "A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter," *IEEE J. Solid-State Circuits*, vol. 23, pp. 1324–1333, Dec. 1988.
- [9] P. Rombouts and L. Weyten, "Linearity improvement for the switched-capacitor DAC," *Electron. Lett.*, vol. 32, no. 4, pp. 293–294, Feb. 1996.

- [10] P. C. Yu and H.-S. Lee, "A pipelined A/D conversion technique with near-inherent monotonicity," *IEEE Trans. Circuits Syst. II*, vol. 42, pp. 500–502, July 1995.

A Simulator Core for Charge-Pump PLL's

Patrik Larsson

Abstract—Three techniques are introduced to enhance simulation speed of communication systems including a charge-pump phase-locked loop. First, a technique using exact explicit solutions of differential equations is extended to nonuniformly sampled circuits. This allows arbitrarily large time and voltage steps in an event-driven simulator without introducing numerical errors. Then, event prediction using mathematical limits enables large time steps and unlimited accuracy. Finally, an interpolator is combined with delay-partitioning to reduce the required oversampling rate. High accuracy is demonstrated with as low as four events per cycle of the system clock and an oversampling ratio of 3.

Index Terms—Circuit simulation, discrete event simulation, interpolation, phase-locked loops, simulation, switching circuits, synchronization, time-varying circuits.

I. INTRODUCTION

Many communication systems contain digital signal processing blocks whose behavior can be accurately modeled using high-level functional simulations. However, timing recovery and clock generation are frequently implemented using mixed-signal phase-locked loops (PLL's), requiring continuous-time analog simulation. Timing recovery simulations also need to deal with widely varying time constants. To study the influence of jitter on an equalizer, full-system simulations must be run for several thousands or millions of symbols. At the same time, jitter simulations require a time-domain resolution greater than the expected cycle-to-cycle phase variation, equivalent to a fraction of a clock period.

The proposed simulation techniques will be applied to the system in Fig. 1. The Shaping Filter [digital finite impulse response (FIR)] and the digital/analog (D/A) converter are clocked by a transmit clock ϕ_T whereas the receiver clocked by ϕ_R , is derived by a clock recovery circuit. The Channel Model is an FIR filter derived from measurements of a real channel. First, simulation of the PLL containing analog nodes is considered and then a technique to enhance the accuracy of the interaction between the two clock domains is presented.

II. SIMULATION OF CHARGE-PUMP PLL'S

A. Terminology

The PLL model in [1] is extended to include multiple charge-injection as in Fig. 2. The charge pump is controlled by, for example, a nonlinear phase frequency detector (NPPFD) [2], but any other switched phase detector is easily implemented. x_2 and x_3 represent

Manuscript received June 17, 1997; revised April 8, 1998. This paper was recommended by Associate Editor B. Leung.

The author is with Bell Laboratories, Lucent Technologies, Holmdel, NJ 07733 USA.

Publisher Item Identifier S 1057-7130(98)06700-7.